

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8205

[TITLE OF THE INVENTION]

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

[CLAIMS]

1. A resin-encapsulated semiconductor device using  
a lead frame which is shaped in accordance with a two-step  
etching process to a body wherein a thickness of inner  
10 leads is less than that of the lead frame blank,  
comprising:

inner leads having the thickness less than that of the  
lead frame blank; and

terminal columns integrally connected to the inner  
15 leads and having the same thickness with the lead frame  
blank, the terminal columns possessing a column-shaped  
configuration which is adapted to be electrically connected  
to an external circuit, the terminal columns being disposed  
outside of the inner leads in a manner such that they are  
20 coupled to the inner leads in a direction orthogonal to the  
thickness-wise direction thereof, the terminal columns  
having terminal portions arranged on top ends thereof, the  
terminal portions being made of solders, etc. and exposed  
to the outside beyond a resin encapsulate, each inner lead  
25 possessing a rectangular cross-section and having four

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and

terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

10           3.     The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15           4.     The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.

20           5.     The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.

25           6.     The resin-encapsulated semiconductor device as

claimed in claims 1 or 2, wherein the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

[DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated semiconductor device includes a die pad 1511 having a

semiconductor chip 1520 mounted thereon, outer leads 1513  
to be electrically connected to the associated circuits,  
inner leads 1512 formed integrally with the outer leads  
1513, bonding wires 1530 for electrically connecting the  
5 tips of the inner leads 1512 to the bonding pad 1521 of the  
semiconductor chip 1520, and a resin 1540 encapsulating the  
semiconductor chip 1520 to protect the semiconductor chip  
1520 from external stresses and contaminants. This resin-  
encapsulated semiconductor device, after mounting the  
10 semiconductor chip 1520 on the bonding pad 1521, is  
manufactured by encapsulating the semiconductor chip 1520  
with the resin. In this resin-encapsulated semiconductor  
device, the number of the inner leads 1512 is equal to that  
of the bonding pads 1521 of the semiconductor chip 1520.  
15 And, FIG. 15(b) shows the configuration of a monolayer lead  
frame used as an assembly member of the resin-encapsulated  
semiconductor device shown in FIG. 15a. Such a lead frame  
includes the bonding pad 1511 for mounting the  
semiconductor chip, the inner leads 1512 to be electrically  
20 connected to the semiconductor chip, the outer lead 1513  
which is integral with the inner leads 1512 and is to be  
electrically connected to the associated circuits. This  
also includes dam bars 1514 serving as a dam when  
encapsulating the semiconductor chip with the resin, and a  
25 frame 1515 serving to support the entire lead frame 1510.

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy (a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process. FIG. 15(b)(D) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(1).

Recently, there has been growing demand for the miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package (QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

5 The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

10 Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1410 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1420 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 14(d).

15  
20  
25



Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80  $\mu$ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 0.1 mm.

However, recent miniature resin-encapsulated semiconductor package requires inner leads arranged at pitches in the range of 0.13 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

(SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals

and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

5           According to one aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns electrically connected to the inner leads and having the same thickness as with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond the resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead possessing a rectangular cross-section and having four surfaces including a

10

15

20

25

surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention there is provided a resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than that of the lead frame blank; and terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape. According to still another aspect of the present invention, the semiconductor chip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

another aspect of the present invention, the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

#### 20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and coplanarity of the outer leads. More particularly, the use of a multi-pinned lead frame shaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine pitch, can meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding process can be enlarged.

#### [EMBODIMENTS]

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, a resin-encapsulated semiconductor device in accordance





leads 131. As can be readily seen from FIG. 1(a), the semiconductor chip 110 is mounted on the die pad 133 at one surface thereof which is opposed to the other surface thereof where the electrodes (pads) 111 of the semiconductor chip 110 are arranged. Each electrode pad 111 is electrically connected to the second surface 131Ab of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when encapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. 9A is used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40  $\mu$ m whereas the portions of the lead frame 130 other than the inner leads 131 have a thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire bonding thereon. Also, as shown in FIG. 1(b), because the third and fourth faces 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the inner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have the contour as shown in FIG. 9(a). Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in FIG. 9(c)(1), the inner leads 131 are fixed with the reinforcing tape 160 as shown in FIG. 9(c)(2). Then, the connecting portions 131B which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(3), and a semiconductor device is then mounted on the lead frame.

Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now be described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

directed upward (FIG. 8(a)).

Then, the semiconductor chip 110 is mounted onto the die pad 135 such that the surfaces of the semiconductor chip 110 on which the electrodes 111 are arranged, are  
5 directed upward (FIG. 8(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131ab of the inner leads 131 are bonded with each other using wires 120  
10 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press  
15 to form terminal columns 133 and also the side surfaces 133b of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each  
20 terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the  
25 resultant structure in such a manner that the side surfaces

of the terminal columns 133 are covered thereby FIG. 6(f)). At this time, the protective frame 180 functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a crack is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

1140 second openings, 1150 first concave portions, 1160 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated  
5 over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively  
10 (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted  
15 to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a  
20 clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride  
25 solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm<sup>2</sup>. The etching process is terminated at the point of time when first recesses 1150 etched to have a flat etched bottom surface have a depth  $h$  corresponding to  $1/3$  of the thickness of the lead frame blank (FIG. 11 a).

5 Although both surfaces of the lead frame blank 1110 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in  
10 this embodiment, is to reduce the etching time taken in a secondary etching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the  
15 resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1150 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Inctec Inc.) by a die coater to form an etch-resistant  
20 layer 1180 so as to fill up the first recesses 1150 and to cover the resist pattern 1120A (FIG. 11(c)).

It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that  
25 the etch-resistant layer 1180 be coated over the entire



portion of the surface formed with the first recess  
and first opening 1130, as shown in FIG. 11(c), because  
it is difficult to coat the etch-resistant layer 1180 on  
the surface portion including the first recesses.  
5 Although the etch-resistant layer 1180 wax employed in  
this embodiment is an alkali-soluble wax, any substance  
resistant to the etching action of the etchant solution  
remaining somewhat soft during etching may be used.  
for forming the etch-resistant layer 1180 is not limited  
10 to the above-mentioned wax, but may be a wax of a UV-se  
type. Since each first recess 1150 etched by the pre-  
etching process at the surface formed with the paste  
is adapted to form a desired shape of the inner lead tip,  
filled up with the etch-resistant layer 1180, it is  
15 further etched in the following secondary etching process.  
The etch-resistant layer 1180 also enhances the mechanical  
strength of the lead frame blank for the second etching  
process, thereby enabling the second etching process to  
be conducted while keeping a high accuracy. It is  
20 possible to enable a second etchant solution to be sprayed  
at an increased spraying pressure, for example, 2.5 kg  
or above, in the secondary etching process. The increased  
spraying pressure promotes the progress of etching in the  
direction of the thickness of the lead frame blank in  
25 the secondary etching process. Then, the lead frame blank

subjected to a secondary etching process. In this secondary etching process, the lead frame blank 1110 is etched at its surface formed with first recesses 1150 having a flat etched bottom surface, to completely  
5 perforate the second recesses 1160, thereby forming the tips of inner leads 131A (FIG. 11.6)).

The bottom surface 1170 of each recess formed by the primary etching process is flat. However, both side surfaces of each recess positioned at opposite sides of the  
10 bottom surface 1170 have a concave shape depressed toward the inside of the inner lead. Then, the lead frame blank is cleaned. After completion of the cleaning process, the etch-resistant layer 1180, and resist films (resist patterns 1120A and 1120B) are sequentially removed. Thus,  
15 a lead frame 130A having a structure of FIG. 9(a) is obtained in which tips of the inner leads 131A are arranged at a fine pitch. The removal of the etch-resistant layer 1180 and resist films (resist patterns 1120A and 1120B) is achieved using a sodium hydroxide solution serving to  
20 dissolve them.

The processes for manufacturing the lead frame as shown in FIG. 11, is to form by means of etching the lead frame having the tips of the inner leads used in this  
25 embodiment of the present invention, which have a thickness less than that of the lead frame. Especially, the first

surfaces 131Aa of the tips of the inner leads as shown in  
FIG. 1, are flushed with one surfaces of remaining portions  
of the inner leads having the same thickness with the lead  
frame while being opposed to the second surfaces 131Ab, and  
5 the third and fourth surfaces are formed to have a concave  
shape which is depressed toward the inside of the inner  
leads. Where a semiconductor chip is mounted on the second  
surfaces 131Ab of the inner leads by means of bumps for an  
electrical connection therebetween, as in a semiconductor  
10 device according to a third embodiment as will be described  
hereinafter, an increased tolerance for the connection by  
bumps is obtained when the second surface 131Ab has a  
concave shape depressed toward the inside of the inner  
lead. To this end, an etching method shown in FIG. 12 is  
15 adopted in this case. The etching method shown in FIG. 12  
is the same as that of FIG. 11 in association with its  
primary etching process. After completion of the primary  
etching process, the etching method is conducted in a  
manner different from that of the etching method of FIG. 11  
20 in that the second etching process is conducted at the side  
of the first recesses 1150 after filling up the second  
recesses 1160 by the etch-resist layer 1180, thereby  
completely perforating the second recesses 1160. At this  
time, by implementing the primary etching process, etching  
25 at the side of the second openings 1140 is performed in a

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by this method is dependent on the shape of the second recesses 1160 and the thickness  $t$  of the inner lead tip which is finally obtained. For example, where the blank has a thickness  $t$  reduced to 50  $\mu$ m, the inner leads can have a fineness corresponding to a lead width  $W_1$  of 100  $\mu$ m and a tip pitch  $p$  of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness  $t$  of about 30  $\mu$ m and a lead

width  $W_1$  of 70  $\mu\text{m}$ , it is possible to form inner leads having a fineness corresponding to an inner lead pitch  $p$  of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness  $t$  and the lead width  $W_1$ . That is to say, an inner lead tip pitch  $p$  up to 0.08 mm, a blank thickness up to 25  $\mu\text{m}$ , and a lead width  $W_1$  up to 40  $\mu\text{m}$  can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 131B as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

9(a), a reinforcing tape 160 (a polyimide tape is generally used, as shown in FIG. 9(c)(A)). While the connecting member 131B is cut off by means of a press to obtain the contour shown in FIG. 9(c)(D), a semiconductor device is mounted on the lead frame still having the reinforcing tape attached thereon. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in FIG. 13(1)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width  $W1$  slightly greater than the width  $W2$  of an opposite surface. The widths  $W1$  and  $W2$  (about 1000  $\mu\text{m}$ ) are more than the width  $W$  at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13(D)(a). In FIG. 13, a reference numeral

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of FIG. 13(D)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. FIG. 13(Λ) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG. 13(=) shows that the inner lead tip 1331C or 1331D, obtained by thinning in its thickness by a means of a press (coining) and then by etching, is wire-bonded to a semiconductor device (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(=). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(=)(a) or FIG. 13(=)(b) often results in an insufficient wire-bonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

A modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention will be described hereinafter. FIGs. 3(a) through 3(e) are cross-sectional views of the modified example of the resin-encapsulated semiconductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGs. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified



example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, whereby  
5 an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a cross-sectional view of the resin-encapsulated semiconductor  
10 device in accordance with the second embodiment of the present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4  
15 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device,  
20 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a  
25 reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the inner leads 231 by the reinforcing fastener tape 270, and the semiconductor chip 210 is electrically connected at its electrodes (pads) 211 to the second surfaces 231Ab of the inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of the second embodiment, the wire

bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 210 is fastened together with the inner leads 231 by the reinforcing fastener tape 270. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment. The lead frame 230 as shown in FIG. 10(a) is obtained in the same manner by which the lead frame 130A as shown in FIG. 9(a) is obtained. In other words, by cutting the resultant structure obtained after etching the structure as shown in FIG. 10(c)(1), the contour as shown in FIG. 10(a) is obtained. At this time, the conventional reinforcing fastener tape 260 (the polyimide tape) as shown in FIG. 10(c)(2), which performs a reinforcing function is used.

FIG. 5(a) through 5(c) are cross-sectional views illustrating modified examples of the semiconductor device of the second embodiment. The semiconductor device as shown in FIG. 5(a) is different from the semiconductor device of the second embodiment, in that the surface of the semiconductor chip thereof which has the electrodes is directed downward. The modified examples as shown in FIGS. 5(b) and 5(c), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the second embodiment and the modified example as shown in FIG.

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resin-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG. 6(b) is a cross-sectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S top surfaces, 340 a resin encapsulate, and 350 a

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the inner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGs. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(1)(b), both widths W1A and W2A (about 100  $\mu$ m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 331Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13(D)(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

5 In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etching process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

20 FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semi-spherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

25

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5           Hereinafter, a resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a cross-sectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a cross-sectional view illustrating inner leads, taken along the line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line 10       B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of the this fourth embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 13       410 a semiconductor chip, 411 pads, 430 a lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating adhesive. In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on 20       which the pads 411 are disposed is fastened to the second 25

surfaces 431Ab of the inner leads 431 by the insul-  
adhesive 470, and the pads 411 and the first surfaces  
of the inner leads 431 are electrically connected with  
other by wires 420. The semiconductor device of  
5 fourth embodiment uses the same lead frame which is use  
the third embodiment, which has the contour as shown  
FIG. 10(a) and 10(b). Also, in the case of this fourth  
embodiment, as in the case of the first and second  
embodiments, the electrical connection between the res-  
10 encapsulated semiconductor device 400 of this embodiment  
and an external circuit is achieved by mounting the res-  
encapsulated semiconductor device 400 via the terminal  
portions 433A each being made of a semi-spherical solder  
on a printed circuit substrate, with the terminal portion  
15 433A located on the top surfaces of the terminal columns  
433, respectively.

FIG. 7(d) is a cross-sectional view illustrating  
modified example of the semiconductor device in accordance  
with the fourth embodiment of the present invention. In  
20 the modified example of the semiconductor device as shown  
in FIG. 7(d), the terminal portions each comprising the  
semi-spherical solder are not provided, and the top  
surfaces of the terminal columns are directly used as the  
terminal portions. Because the protective frame is not  
25 used and the side surfaces 433B of the terminal columns 433



are exposed to the outside, a checking operation by a test, etc. can be easily performed.

{EFFECTS OF THE INVENTION}

5       The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resin-encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay time.

59:343 v:

59:343 v1



【0003】このようなリードフレームを組換した装置は、止型等の交換が容易（プラスチックリードフレームパッケージ）において、電子回路の取付け小径の増減と、基板寸法の異なる規格には、小型化に対応する。



(4)

特許第9-2205

面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレームと第2面とは同じ底面の他の部分の一方の面と同一平面上にあって第2面に向を合っており、第3面、第4面はインターリードの内部に向を合っており、第1面に形成されていることを特徴とするものである。また、本発明の基板用止型半導体装置は、2段エッチング加工によりインターリードの底面がリードフレームと第2面よりも高みに形成されたリードフレームを有した半導体装置であって、前記リードフレームは、リードフレームと第2面よりも高みに形成されたインターリードと、インターリードに一体的に形成したリードフレームとを同じ高さの外周面と有するための段差の部材とを有し、且つ、部材はインターリードの外周面においてインターリードに対して第2面方向に突出して形成されており、部材の先端の一部を防止用部材から突出させて部材とし、部材の外周の側面を防止用部材から突出させており、インターリードは、部材が第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレームと第2面とは同じ底面の他の部分の一方の面と同一平面上にあって第2面に向を合っており、第3面、第4面はインターリードの内部に向を合っており、第1面に形成されていることを特徴とするものである。そして、上記において、半導体装置は、インターリードの底面に設けられ、半導体装置の電極部(パッド)にワイヤにてインターリードと電気的に接続されていることを特徴とするものである。また、前記リードフレームはダイパッドを有し、半導体装置はダイパッド上に形成、固定されていることを特徴とするものであり、前記リードフレームはダイパッドを有しないもので、半導体装置はインターリードとともに磁性テープにより固定されていることを特徴とするものである。また、上記において、前記半導体装置はインターリードとともに磁性テープにより固定されていることを特徴とするものである。また、上記において、半導体装置は、半導体装置の電極部(パッド)の底面をインターリードの第2面に磁性テープにより固定されており、半導体装置の電極部(パッド)はワイヤによりインターリードの第2面に電気的に接続されていることを特徴とするものである。また、上記において、半導体装置は、磁性テープによりインターリードの第2面に固定され、電気的にインターリードと接続されていることを特徴とするものである。また、上記において、部材の先端面に部材からなる部材を設け、部材を防止用部材から突出させる場合、部材からなる部材は防止用部材から突出したものの一時的であるが、必ずしも突出する必要はない。また、部材の外周の側面を防止用部材から突出させて、その突出している場合もあるが、防止用部材から突出されて部材を磁性テープを介して固定して用いてもよい。(10008)

(作用) 本発明の基板用止型半導体装置は、上記のように形成することにより、リードフレームを有した基板用止型半導体装置において、多角化に対応でき、且つ、図1の(a)に示す基板用止型半導体装置を用いた場合のように、フタリードのフォワーミング工程を必要としないため、これらの工程に起因して発生していたフタリードのスニューの損傷やフタリードの歪み(コブチラティビティ)の問題を全く無くすることができ、2段エッチング加工によりインターリードの底面が第2面よりも高みに形成された、且つ、インターリードを底面に加工された多ピン(リードフレーム)を用いることにより、半導体装置の多角化に対応できるものとしている。更に、図1に示す2段エッチングにより形成された、リードフレームを用いることにより、インターリード部の第2面に平坦性を確保でき、ワイヤボンディング性の良いものとしている。また第1面も平坦面で、第3面、第4面はインターリード部に形成されたインターリード部は、固定されており、且つ、ワイヤボンディングの平坦性を広くとれる。(10009)

(実施例) 本発明の基板用止型半導体装置の実施例を図1に示して説明する。まず、実施例1の基板用止型半導体装置を図1(a)に示す。図1(a)は実施例1の基板用止型半導体装置の断面図であり、図1(b)に図1(a)のA1-A2におけるインターリード部の断面図で、図1(c)に図1(a)のB1-B2における部材の断面図で、図2(a)は実施例1の基板用止型半導体装置の平面図であり、図2(b)はその正面図を、図2(c)は下面図を示している。図1(a)中、100は半導体装置、110は半導体装置、111は部材(パッド)、120はワイヤ、130はリードフレーム、131はインターリード、131Aは第1面、131Abは第2面、131Acは第3面、131Adは第4面、132は部材部、133Aは部材部、133Bは部材部、1335は部材部、135はダイパッド、140は防止用部材である。本実施例1の基板用止型半導体装置においては、図1(a)に示すように、半導体装置110は、インターリード131に設けられ、部材部111を有して、半導体装置110の電極部(パッド)111はワイヤ120によりインターリード131の第2面131Abにてワイヤ120により、電気的に接続されている。本実施例1の半導体装置100と外周面との電気的な接続は、部材133の先端部1335に設けられた部材の部材からなる部材133Aを介してプリント基板へ接続されることにより行われる。図1(b)の半導体装置において、必ずしも部材

180を設ける必要はなく、図1(d)に示すような厚さ180を設けない状態のままでよい。

(0010) 本実施例1の導体基盤100に使用のリードフレーム130は、42Xニッケル-鉄合金を素材としたもので、そして、図9(a)に示すような形状をした、エッチングにより形成されたリードフレーム130Aを用いたものであり、導体基盤133部分中の部分の底より露出に形成されたインナーリード部131をもち、ダムバー136は露出防止する部のダムとなる。図9(a)に示すような形状をした、エッチングにより形成されたリードフレーム130Aを、本実施例においては用いたが、インナーリード部131と導体基盤133とは熱的に不安定なものであるから、特にこの形状に限定はされない。インナーリード部131の厚さ1は40 $\mu$ m、インナーリード部131以外の厚さ1は0.15mmでリードフレーム素材の厚さのままである。インナーリード部131以外の厚さは0.15mmに超すまい。また、インナーリードピッチは0.12mmと狭いピッチで、導体基盤の多素子化に対応できるものとしている。インナーリード部131の第2面131A bは平坦化でワイヤボンディングし易い形状となっており、図1(b)に示すように、第3面131A c-第4面131A dはインナーリード側へ凹んだ形状をしており、第2面131A b(ワイヤボンディング面)を狭くしても熱的に強いものとしている。

(0011) 本実施例においては、インナーリード131の各々が、インナーリード131にエッチングが施すらい。図9(a)に示すような、インナーリード先端がそれぞれ形成された形状のリードフレームをエッチング加工して作製し、これに接合する方式により導体基盤を接合して露出防止している。インナーリード131が長く、インナーリード131部にエッチング加工することには出来ないため、図9(c1)-(c3)に示すようにインナーリード先端部を導体基盤133Bにて固定した状態でエッチング加工した。インナーリード131部を導体基盤133Bにて固定し、図9(c)に示すようにインナーリード先端部を導体基盤133Bにて固定した状態でエッチング加工した。

(0012) 次に本実施例1の露出防止用導体基盤の製造方法を図8に基づいて順次に説明する。まず、接合するエッチング加工にて形成された、図9(a)に示すリードフレーム130Aを、インナーリード131Aの第2面131A bが第2面上になるようにして用意した。(図8(a))

(0013) 次に本実施例1の露出防止用導体基盤の製造方法を図8に基づいて順次に説明する。まず、接合するエッチング加工にて形成された、図9(a)に示すリードフレーム130Aを、インナーリード131Aの第2面131A bが第2面上になるようにして用意した。(図8(a))

(0014) 次に本実施例1の露出防止用導体基盤の製造方法を図8に基づいて順次に説明する。まず、接合するエッチング加工にて形成された、図9(a)に示すリードフレーム130Aを、インナーリード131Aの第2面131A bが第2面上になるようにして用意した。(図8(a))

定した。(図8(b))

導体基盤110をダイバッド135に定着させた後、導体基盤110の露出部111とインナーリード部112の第2面とをワイヤ120にてボンディングした。(図8(c))

ここで、導体の露出防止部140で露出防止を行った後、不要なリードフレーム130の先端140部を除去している部分をプレスにて切断し、導体基盤133と成するともに導体基盤133の凹部133Bを形成した。(図8(c))

図9に示すリードフレーム130Aのダムバー136をフレーム部137を形成した。このは、リードフレームの露出部の外面に導体基盤110から露出する133Aを接合して導体基盤を作製した。(図8(c))

ここで、導体基盤180を導体基盤190を介して導体基盤の側面を覆うように、本実施例に於いて、(図8(d))、導体基盤180は、導体基盤の側面のみならず、導体基盤の底面が露出することにより露出防止部と導体基盤の底面から水分が入り導体基盤にクラックが入り易くしてしまうことがないようにするに設けられたものであるが、必ずしも必要としない。また、導体基盤による露出防止に所定の型を用いて行うが、導体基盤110のサイズで、且つ、リードフレームの露出部の外面が露出する部分から露出へ露出した状態で露出防止した。

(0013) 本実施例の導体基盤に用いられるリードフレームの製造方法を以下、図に示す。図11は、本実施例1の導体基盤110の製造方法を説明するための、インナーリード先端部を含む露出部における工程断面図であり、この断面図を参照してリードフレームを示す断面図である図9(a)のD1-D2線の断面図における露出工程図である。図11(c)、111Cはリードフレーム部、112Cは第2面1120Bはレジストパターン、1130は第1の露出部、1140は第2の露出部、1150は第1の露出部、1160は第2の露出部、1170は第3の露出部、1180はエッチング抵抗層を示す。まず、42Xニッケル-鉄合金からなり、厚さが0.15mmのリードフレーム部1170の露出部に、エッチング抵抗層を形成し、図11(c)に示すような状態でインレジストを塗布した後、所定のパターンを用いて、所定形状の第1の露出部1130、第2の露出部1140、第3の露出部1150、第4の露出部1160、第5の露出部1170を形成した。(図11(a))

第1の露出部1130は、後のエッチング加工においてリードフレーム部1110をこの露出部からベタ状にリードフレーム部より露出させるためのものとして、レジストの第2の露出部1140は、インナーリード先端部の形状を形成するためのものである。第1の露出部1130は、少なくともリードフレーム1110のインナーリード先端部を露出させるが、後工程において、

で、テーピングの工程や、リードフレームを固定するウラン工程で、ペタははんだを部分的に溶かした部分との接合が弱くなる場合があるので、エッチングを行うエリアはインターリード先端の追加加工部分だけにせず大めにとらねばならない。従って、温度57°C、比重4.8のホウ酸水溶液を用いて、スプレーは2.5k $\phi$ /cm<sup>2</sup>にて、レジストパターンが形成されたリードフレームを1110の濃度をエッチングし、ペタは(平定状)に溶かされた第一の凹部1150の底面がリードフレーム厚の約2/3程度に達した時点でエッチングを止めた。(図11(b))

上記第1回目のエッチングにおいては、リードフレーム厚1110の底面から同時にエッチングを行ったが、必ずしも底面から同時にエッチングする必要はない。本実施例のように、第1回目のエッチングにおいてリードフレーム厚1110の底面から同時にエッチングする理由は、底面からエッチングすることにより、後述する第2回目のエッチング時間を短縮するため、レジストパターン920B面からのみの底面エッチングの場合と比べ、第1回目エッチングと第2回目エッチングのトータル時間が短縮される。従って、第一の凹部1130の底面を溶かした第一の凹部1500にエッチング液を1180としてのエッチング液のあるホットメルトワックス(ブレイクセラミック系のワックス、型MR-WB6)を、ダイコータを用いて、塗布し、ペタは(平定状)に溶かされた第一の凹部1150に埋め込んだ。レジストパターン1120A上もエッチング液を1180に塗布された状態とした。(図11(c))

エッチング液を1180を、レジストパターン1120A上全面に塗布する必要はないが、第一の凹部1150を含む一面にのみ塗布することにした。図11(c)に示すように、第一の凹部1150とともに、第一の凹部1130全面にエッチング液を1180を塗布した。本実施例で使用するエッチング液は1180は、アルカリ性系のワックスであるが、基本的にエッチング液に粘性があり、エッチング時にある程度の粘性のあるものが好ましく、特に、上記ワックスに酸化されたUV硬化型のものでもよい。このようにエッチング液を1180をインターリード先端部の底面を形成するためのパターンが形成された底面の底面を第一の凹部1150に塗布することにより、後述するエッチング時に第一の凹部1150が溶かされて穴とくならないようにしているとともに、溶かしたエッチング加工に対しての機械的な強度を有しており、スプレーを所く(2.5k $\phi$ /cm<sup>2</sup>以上)とすることができ、これによりエッチングが底面に進行しやすくなる。この後、第2回目のエッチングを行う。ペタは(平定状)に溶かされた第二の凹部1160を底面からリードフレーム厚1110をエッチングし、次で、

インターリード先端部131Aを形成した。(図11(c))

第1回目のエッチング加工にて作成された、リードフレーム面に平坦なエッチング液液面は底面であるが、この底面を第2回はインターリード側へこんだ凹部である。従って、後述、エッチング液を980の濃度のレジスト(レジストパターン1120A、1120B)の底面を溶かす。インターリード先端部131Aが形成された図9(a)に示すリードフレーム130Aを溶かした。エッチング液を1180とレジスト(レジストパターン1120A、1120B)の底面を溶かしたトリウム系溶液により溶かした。

(0014)と記、図11に示すリードフレームの底面は、本実施例に用いられる。インターリード先端部を同時に形成したリードフレームをエッチング加工により溶かす方法で、特に、図1に示す、インターリード先端部の第1凹部131Aを溶かした後の底面と同一面に、第2凹部131Aと対向させて形成し、且つ、第3凹部131Ac、第4凹部131Acをインターリードの内側に向かって凹んだ底面にエッチング加工方法である。後述する実施例3の底面を底面のようにパンプを用いて半導体基板上にインターリードの第2凹部131Abに形成し、インターリードと電気的に接続する場合に

に、第2凹部131Abをインターリード側へ凹んだ底面に形成した方がパンプ液の底の溶かす方が大きくなる。図12に示すエッチング加工方法は図12に示すエッチング加工方法に、第1回目のエッチング工程までは、図11に示す方法と異なっているが、エッチング液を1180を第二の凹部1160の底面に埋め込んだ後、第一の凹部1150側から第2回目のエッチングを行い、後述する実施例で用いているように、第1回目のエッチングにて、第二凹部1140からのエッチングを見分けておく。図12に示すエッチング加工方法によって得られたリードフレームのインターリード先端部の断面形状は、図6(b)に示すように、第2凹部131Abがインターリード側へこんだ凹部になる。

(0015)と記、図11、図12に示すエッチング加工方法のように、エッチングを2段階にわたって行うエッチング加工方法も、一応には2段階エッチング加工方法といっており、本実施例に用いた図9(a)に示す、リードフレーム130Aの底面においては、2段階エッチング加工方法、パンプ液を還元することにより部分的にリードフレーム厚を薄くしながら底面を溶かす方法が採用してある。特に、図12に示す、上記の方法においては、インターリード先端部131Aの底面加工は、第二の凹部1160の底面と、最終的に溶かされるインターリード先端部の厚さ1に溶かされるもので、特に、底面を50 $\mu$ m

(0017) 本発明の半導体装置に用いられるリードフレームのインナーリード部131Jの新規構造は、図13(イ) (a) に示すようになっており、ニッチング半導体131A以外の場W1にはほぼ半導体50以外の半導体W2より若干大きくてなっており、W1、W2 (約100 $\mu$ m) としこの部分の面積を方向0度の場Wよりも大きくしている。このようにインナーリード先端部の面積に広くした新規構造であるため、どうもこの二つにいても半導体50 (図示せず) とインナーリード先端部131JとAとワイヤ120A、120Bによる接合(ボンディング)がし易いものとなっているが、又又反対の向きにはニッチング部(図13(ロ) (a)) をボンディング部としていた、図中、131Aはニッチング部による半導体、131Aaはリードフレーム121A、121Bはのつと部である、ニッチング半導体面がグラビの無い面であるため、図13(ロ)の(a)の場合は、外に接合(ボンディング)特性が保たれる、図13(ハ)に図14に示す加工方法にて作成されたリードフレームのインナーリード先端部131Bと半導体50 (図示せず) との接合(ボンディング)を示すものであるが、この場合はインナーリード先端部131B、131B

(0019) において、系図 2 の系図禁止型と系図型をあげる。図 4 (a) は系図 2 の系図禁止型と系図型の新面図であり、図 4 (b) には図 4 (a) の A3-A4 におけるインターリード図の新面図で、図 4 (c) は図 4 (a) の B3-B4 における系図性面の新面図である。尚、系図 2 の系図型と系図の外周は系図 1 と同じとなり、図は省略した。図 3 の 200 の系図型と系図、210 は系図型と、211 は系図型 (パッド)、220 はワイヤ、230 はリードフレーム、231 はインターリード、232 A a に第 1 面、232 A b に第 2 面、232 A c に第 3 面、232 A d に第 4 面、233 は系図性面、233 A に系図性、233 B に第 1 面、233 C に第 2 面、240 は禁止系図型、270 は系図型と系図型とある。系図 2 の系図型と系図型においては、リードフレーム 230 はダイパッドを持たないもので、系図型と系図 210 はインターリード 231 とともに系図型と系図型と 270 により規定されており、系図型と系図 210 は、系図型と系図型と系図型 (パッド) 211

















190		ードフレイムニ面	
260	リ	1331入b	
270	リ	イニング面	
270	リ	1410	
270	リ	ードフレイムニ面	
350	リ	1420	
350	リ	オトレジスト	
470	リ	1430	
470	リ	ジストパターン	
1110	リ	1440	
ードフレイムニ面	リ	ンナーリード	
1120A, 1120B	リ	1510	
ジストパターン	リ	ードフレイム	
1130	リ	1511	
一の面	リ	イパッド	
1140	リ	1512	
二の面	リ	ンナーリード	
1150	リ	1512A	
一の面	リ	ンナーリード先面	
1160	リ	1513	
二の面	リ	クターリード	
1170	リ	1514	
ニ面	リ	ムバー	
1180	リ	1515	
ツチング面	リ	レーン面 (パッド)	
1320B, 1320C, 1320D	リ	1520	
イテ	リ	ニ面	
1321B, 1321C, 1321D	リ	1521	
ニ面	リ	ニ面 (パッド)	
1331B, 1331C, 1331D	リ	1530	
ンナーリード先面	リ	1540	
1331A, 1	リ	止面	

( 2 )




( 25 )







( 27 )




( 28 )






( 29 )






( 30 )



( 210 )



( 212 )



( 215 )

